We report the fabrication and field emission properties of high-density nano-emitter arrays with on-chip electron extraction gate electrodes and up to 10 6 metallic nanotips that have an apex curvature radius of a few nanometers and a the tip density exceeding 10 8 cm −2 . The gate electrode was fabricated on top of the nano-emitter arrays using a self-aligned polymer mask method. By applying a hot-press step for the polymer planarization, gate-nanotip alignment precision below 10 nm was achieved. Fabricated devices exhibited stable field electron emission with a current density of 0.1 A cm −2 , indicating that these are promising for applications that require a miniature high-brightness electron source.
Introduction
Field emitter arrays have attracted considerable attention as miniaturized cathodes of superior current density and brightness. Of particular interests are applications for vacuum electronics [1] , display technology [2, 3] , medical x-ray imaging [4, 5] and multibeam electron lithography [6, 7] . Recent studies have also shown feasibility of applying metallic nanotips for free electron lasers [8, 9] and ultrafast electron microscopy [10] [11] [12] .
The metallic nanotip arrays excited by ulrafast laser pulses combine robust response with high beam brightness. Compared to state-of-the-art metal photocathodes, the field emitter-based electron cathodes can deliver electron beams with smaller emittance [13] , allowing for more compact x-ray free electron lasers and significant reduction of facilities costs.
Using a single-gate nanotip array with 5 µm pitch, recent experiments have demonstrated the ability to generate high charge 5 pC electron bunches by exciting the DC-biased device with 50 fs near infrared laser pulses [8] . The electron yield can be further enhanced by increasing the emission area, through fabricating dense emitter arrays, and by implementing more efficient coupling of light to emitter nanotips by exciting the surface plasmon resonance of the array [14] . These approaches require the nano-emitters to be aligned in arrays of submicron period with nanoscale precision.
Increasing the tip density rather than current per tip is also favorable for the device stability and the reduction of required acceleration electric field to alleviate the emittance degradation by the space-charge effect [15] . Different approaches were reported over the past years to fabricate miniature gated field emitters (also referred as a triode-type field emitter array) with most notable progresses in carbon nanotube field emitter arrays [16] [17] [18] and Spindt type metallic field emitters [19, 20] . The gated CNT based field arrays recently achieved high current densities of tens of mA cm −2 [17, 21] , however it is difficult to produce uniform field emitter arrays where all the CNT have the same height and diameter. Moreover only metal field emitter array could potentially deliver ultrafast pulses of free electrons [22, 23] .
In this study, we propose a method for fabricating large-scale and high-density all-metal gated nano-emitters with a device structure suitable for high-frequency electrical switching [24] as well as optical excitation. The array of metalnanotips are supported on metal substrates. Due to the template-stripping process [25, 26] involved in the fabrication process, the emitter surface is extremely smooth with a roughness well below 1 nm. Our technique combines the molding method and the self-aligned gate process [3, [27] [28] [29] , that has been proven as to be an effective and high-throughput method for micron-scale emitter arrays. This also significantly simplifies the fabrication procedure, which otherwise would have to include a highly challenging interlayer alignment by means of electron-beam lithography [30] or focused ion beam lithography [13, 18] . By using the hot-press process for the planarization of the polymer layer with the same equipment and parameters as those used in nano-imprint methods, we were able to substantially improve the degree of the planarization and to achieve high alignment precision at the same time. The integrated on-chip gate electrode not only allows a low turn-on voltage but also electrostatically decouples the neighboring emitters, thereby making the gated nano-emitter arrays free of the screening effect [31] . The experiments and simulations showed that the localized electric field at the nanotip apexes of the fabricated high-density emitters is as high as for micron-scale emitters.
Results and discussion

Fabrication of nano-emitter arrays
We fabricated high-density single-gate field emitter arrays (FEAs) with the array pitch of 750 nm, following the steps depicted in figure 1. The pyramidal shape molybdenum emitters with the 240 nm base length and the emitter tip apex radius of curvature of a few nanometers, figure 2(A), were prepared by molding technique [13, 28] . The emitter arrays were supported by electro-plated nickel substrates. To pattern the mold pits on 100 mm (100) oriented Si substrates for several arrays containing 10 4 -10 6 tips, we used electron-beam lithography [30] . Thus obtained emitter substrates, figure 1(B), were diced into 22 mm-square chips for the subsequent gate fabrication process. The completed devices were loaded into a field emission measurement chamber with the base pressure less than 5 × 10 −9 mbar and their field emission characteristics were measured.
The self-aligning process for the gate aperture patterning is depicted in figure 1D -F. First, a 350 nm-thick SiO 2 gate insulation layer, a 200 nm-thick Cr gate electrode layer, and a 400 nm-thick polymer were deposited (figure 1(C)) by means of plasma-enhanced chemical vapor deposition, thermal evaporation and spin coating, respectively. The polymer was spin-coated and soft-baked (see later). Second, the sample was hot-pressed to planarize the polymer layer, which otherwise resembles the topology of the tip array (see figure 1(D) ). Third, the planarized polymer layer was uniformly etched-back in oxygen plasma until the aperture opening of 300 nm diameter exposes the Cr layer above the emitter tip (figures 1(E) and 2(C)). The total etch-back time was found by repeatedly interrupting the etching and inspecting the sample by SEM with high-pressure imaging mode. Finally, the aperture opening through the Cr and the SiO 2 layer were etched ( figure 1(F) ). Using this patterned polymer, we etched the Cr layer at the etching rate of ∼ 0.5 nm s −1 by using a reactive-ion-etcher (RIE) with Cl 2 /O 2 chemistry. Then we removed the polymer layer by oxygen plasma etching. Subsequently, the aperture Crucial for the fabrication of the high-density single-gate FEAs is to achieve a high degree of planarization of the polymer layer uniformly all over the chip surface before the etch-back step. This is especially the case since after the deposition of the SiO 2 layer and the Cr layer, the height contrast on the Cr surface due to the underlying emitter array was only 280 nm as shown in figure 3(A) . To optimize the process, we tested four different polymers as listed in table 1. The concentrations and spinning parameters for all the polymers were adjusted to deposit nominally 400 nm thick layers on a flat silicon wafer after soft-baking at specified soft-bake temperature T soft-bake (see table 1 ).
In the planarization step, the sample coated by one of these polymers was loaded into the hot-press equipment (Jenoptik HEX03) that is compatible for the nanoimprint process [32] and the template was brought into direct physical contact with the sample and pressed with an external pressure of ∼600 psi for 20 min, while heating the sample at temperatures T hot-press . We chose T hot-press higher than the glass transition temperature of each polymers (see table 1 ). The flat Si template substrate was coated by an anti-adhesion layer consisting of a mixture of mono-and trichlorosilanes [32] . The anti-adhesive coating is deposited by controlled co-evaporation of 1 µl mixed silanes F13-OTC and F13-OMCS (volume ratio 0.2:0.8) diluted in 10 µl of toluene. The premixed silane is directly injected into an evacuated deposition reactor through a septum according to the procedure reported by Schift et al [32] .
In figure 3 (B), we show the surface topography measured by atomic force microscopy (AFM) before and after the hot-press process. By introducing the hot-press step, the topographic contrast of the polymer surface in the order of 30-40 nm was decreased to below 5 nm and the millimeter scale polymer non-uniformity, that was present after the spin coating and the soft-baking was removed. As a result an uniform aperture size over entire chip surface was achieved. Of particular importance is the fact that, after the hot-press step, the height difference between the array area and the surrounding flat area was absent: the region known as the planarization relaxation length (marked by L on figure 3(B) ) disappeared. Therefore, as illustrated in figure 3(C) , the probability to introduce fabrication failure by the disconnection of the gate electrode between the array area and the surrounding was significantly reduced.
When the polymer began to soften and the viscosity of polymer drops at T hot-press , mechanical pressing was begun. Applied to the substrate pressure facile polymer flow [33, 34] and forces the excess planarization polymer towards edges of the substrate forming uniform height profile over the whole area of the substrate. The hot-press process flattened only the surface of the polymer. The rest of the sample, in particular the nanometer-sharp emitter apexes, were intact.
To compare the performance of the different resists, we define the degree of planarization (DOP) by
where s h is the residual step height after the planarization and d is the original feature height of 280 nm. The obtained DOP values for different resists are summarized in table 1 . DOP values exceeding 98% as well as uniformity over interior chip area was achieved with all the resists by using the hot-press process [34] . However, strong bubble formation in the layers of ma-N resist was observed during the hot-press step due to outgassing. Therefore, DOP value for this material is not shown in the table. We chose the novolac-based nLOF AZ 2070 resist for further processing because its superior stability in the following RIE step. In figure 2 (D), we show a top-view SEM image of a 750 nm-pitch completed gated FEA. Round-shape gate apertures with the diameter of 350 nm were obtained. The side wall of the Cr gate apertures exhibits roughness in the order of 10 nm due to the grain structure of the deposited Cr film. Nevertheless, the centers of the gate apertures are aligned with the tip apexes within 10 nm precision. Our recent experiments show that it is also possible to the interlayer alignment in a practical timescale by using state-of-the-art electron beam lithography tools. The alignment precision and uniformity can be comparable to the self-aligned process demonstrated here [30] . However, this process is sensitive to subtle differences of exposure conditions, e.g. distortions of the samples, temperature drift, charging effects or external magnetic field, which can considerably decrease the alignment precision [30] . In contrast, the here reported self-align lithography method demonstrates excellent alignment precision with less machine cost and processing time. Figure 4 shows the field emission characteristics measured from 1.65 × 10 5 emitters (array area of 0.2 mm 2 ). The field emission current produced by applying a potential V ge between the gate electrode and the emitter substrate was captured by an anode that was placed at 10 mm from the FEA and biased at 1 kV. We repeatedly swept V ge between 0 and maximum value, slowly increased over a few weeks, as shown in figure 4(A) . This resulted in a gradual increase of the anode current I a and the stable I a -V ge characteristic as displayed in figure 4(B) . The I a -V ge characteristics were well fitted by a relation, I a = A FN (V ge /B FN ) 2 exp(−B FN /V ge ) [35] . The fitting parameters A FN and B FN depend on the average tip apex radius of curvature R apex , and the number N of the active emitter tip as A FN ∝ N R 2 apex and B FN ∝ R 0.5 apex [35] . Therefore, the simultaneous increase of A FN and B FN in time observed in figure 4(A) suggests the increase of the number of the active tips and the blunting of the tip apex as a result of the device operation for the extended time period.
Efficient field emission from gated nano-emitters
The current density produced by gated submicron FEAs with self-aligned gate electrode is about 10 times higher than obtained from the submicron molded FEAs fabricated by using electron beam lithography. This most probably resulted from an improved alignment of the nanotips inside gate apertures achieved with self-aligned method. We would like to point out that the current density can be further enhanced by noble-gas conditioning and improvement of the nanotips homogeneity [35] .
From the observed I a -V ge relation shown in figure 4 (B), we evaluated the electric field at the tip apex equal to 4.7 GV m −1 at V ge of 60 V. This was done by equating the exponent of the fitting function B FN /V ge with the corresponding factor (bφ 3/2 )/F tip of the Fowler-Nordheim current density [35] [36] [37] , where φ is the work function of molybdenum (∼4.6 eV) and b is a constant equal to 6.830 89 eV 3/2 V nm −1 . We note that the estimated tip field for a previously reported single-gate FEA with the pyramidal shape molybdenum emitter with 1 µm-height and 5 µm-array-pitch is equal to 4.4 GV m −1 at V ge of 60 V by using the observed B FN of 917 V. Therefore, different from the FEAs without gate electrodes, the field enhancement at the tip apexes of the miniaturized single-gate FEAs is not limited by the array pitch and the mutual screening effect [38] because the gate electrode isolates neighboring emitters.
To further analyze the experiment, we calculated the electric field F tip at the tip apex by a finite-element electro-static solver (COMSOL Multiphysics). We assumed an axisymmetric geometry with the base-to-height ratio equal to 2 tan α with α equal to 35.3 • taken from the the actual pyramidal shape emitters (determined by the anisotropic etching of Si substrate for mold fabrication, see figure 1 ). Figure 5(B) shows the relation between F tip and the emitter size, when the array pitch was varied from 750 nm to 5 µm and the emitter height was varied from 170 nm to 5 µm at the same time while keeping the emitter aspect ratio and V ge (equal to 60 V) constant. With R apex in the rage of 3-7 nm, the calculated F tip values agree well with those evaluated from experiment. Figure 5(B) shows that F tip increases with the decrease of the emitter size. This is in contrast to the case of FEAs without gate electrode, of which tip field enhancement is reduced with the decrease of the emitter height [39, 40] . With the gated geometry studied here, such effect is compensated by the simultaneous reduction of the distance between the tip apex and the gate edge.
Conclusions
In summary, we demonstrated a feasible technique for fabricating dense gated field emitter arrays with emitters, gate electrodes and the substrates made of metal. The Mo nanotips with 170 nm height arranged into 0.2 mm 2 array with 750 nm pitch showed stable field emission characteristics and delivered 170 µA current at −63 V gate-emitter voltage under DC operation. We showed that for the gated nano-emitter arrays, scaling down the array pitch and size of the emitters does not lead to degradation of the electric field at the nanotips or field emission properties. The increase of the array density with the miniaturization of the emitter tips allows the reduction of current per tip value, which is important for keeping beam emittance low without the deterioration of emission properties. Besides the operation in continuous or repetitively long-pulse modes, we expect the arrays to find applications as ultrafast cathodes by implementing the triggering of submicron-pitch FEAs with ultrafast laser pulses.
